Senior Lead Engineer, Hardware Design New
Celestica
Pulau Pinang
Job Level: Level 09 IC/MGR: Individual Contributor Direct/Indirect Indicator: Indirect Summary The FPGA/CPLD engineer … Cooperate with hardware engineer on the logic par t schematic design /review etc. On time delivery of the RTL design and module…
Today